The memory subsystem has been one of the main bottlenecks to improve the performance in modem microprocessor both in superscalar processors with dynamic scheduling and in VLIW processors with static scheduling .

u65e0u8bbau662fu5728u91c7u7528u52a8u6001u8c03u5ea6u7684 u8d85 u6807u91cfu5faeu5904u7406u5668u4e2duff0cu8fd8u662fu5728u91c7u7528u9759u6001u8c03u5ea6u7684u8d85u957fu6307u4ee4u5b57u5faeu5904u7406u5668u4e2duff0cu5b58u50a8u5b50u7cfbu7edfu90fdu5df2u7ecfu6210u4e3au5236u7ea6u5faeu5904u7406u5668u6027u80fdu7684u4e3bu8981u56e0u7d20u4e4bu4e00u3002

In this paper the fundamental principles and pipelined process of superscalar processor superpipelined processor and superpipelined superscalar processor are expounded and the typical architectures of the three processors are presented .

u672cu6587u4ecbu7ecdu4e86 u8d85 u6807u91cfu5904u7406u673au3001u8d85u7ea7u6d41u6c34u7ebfu5904u7406u673au3001u8d85u7ea7u6d41u6c34u7ebfu8d85u6807u91cfu5904u7406u673au7684u57fau672cu539fu7406u548cu6d41u6c34u5904u7406u8fc7u7a0buff1bu5217u4e3eu4e86u4e09u79cdu5904u7406u673au5178u578bu673au5668u7684u57fau672cu7ed3u6784uff1b

A non-blocking message passing mechanism is proposed to implement thread synchronization which makes flexible switch between multithread and superscalar modes possible .

u63d0u51fau975eu963bu585eu5f0fu7684u6d88u606fu4f20u9012u7ebfu7a0bu540cu6b65u673au5236uff0cu5b9eu73b0u4e86u7075u6d3bu7684 u591a u53d1u5c04u548cu591a u7ebfu7a0bu6a21u5f0fu5207u6362u3002

To fully exploit instruction level parallelism and improve Instruction per Cycle nowadays high-powered superscalar processors have large issue widths .

u4e3au4e86u5145u5206u5f00u53d1u7a0bu5e8fu7684u6307u4ee4u7ea7u5e76u884cu6027u4ee5u63d0u9ad8u6bcfu5468u671f u5b8cu6210u6307u4ee4 u6570uff0cu5f53u4ecau7684u9ad8u6027u80fd u8d85 u6807u91cfu5904u7406u5668 u666eu904d u91c7u7528u4e86u8f83u5927u7684u53d1u5c04u5bbdu5ea6u3002

VLIW chips don 't need most of the complex control circuitry that superscalar chips must use to coordinate parallel execution at runtime .

VLIWu82afu7247u4e0du9700u8981u8d85u7ea7 u6807u91cfu82afu7247u4e3au8fd0u884cu65f6u534fu8c03u5e76u884cu5904u7406u6240u91c7u7528u7684u590du6742u63a7u5236u7535u8defu3002

When we implement the design we can find that the key point of superscalar pipeline design is how we can implement an efficient dynamic scheduling model and the register file .

u8d85 u6807u91cf u6d41u6c34u7ebfu7684u8bbeu8ba1u96beu70b9u5728u4e8eu5982u4f55u9ad8u6548u7684u5b9eu73b0u52a8u6001u8c03u5ea6u548cu5bc4u5b58u5668u91cdu547du540du7b97u6cd5uff0cu4ee5u53cau5982u4f55u8bbeu8ba1 u591au8bfb u591au5199u7684u5bc4u5b58u5668u5806u3002

This paper discuss the technique and structure of superscalar and example PowerPC 620 .

u8ba8u8bba u8d85 u6807u91cf u5904u7406u673a u91c7u7528u7684u6280u672fu4ee5u53cau7ed3u6784uff0cu5e76u4e3eu4f8b PowerPC620u3002

The Explicitly Parallel Instruction Computing ( EPIC ) technology combines the advantages of the superscalar and VLIW technologies . Through the communication between the compilers and the hardware it improves the performance of the processor .

u663eu5f0fu5e76u884cu6307u4ee4u8ba1u7b97uff08Explicitly Parallel InstructionComputinguff0cEPICuff09u673au5236u7ed3u5408 u8d85 u6807u91cfu548cu8d85u5e38u6307u4ee4u5b57u6280u672fu7684u4f18u52bfuff0cu901au8fc7u589eu5f3au7f16u8bd1u5668u548cu5904u7406u5668u4e4bu95f4u7684u901au4fe1u63d0u9ad8u7cfbu7edfu6027u80fdu3002

High performance requires the register files have short access latency while embedded application focuses on running power and standby power . Superscalar CPUs need the register files have multiple read and write ports .

u9ad8u6027u80fdu8981u6c42u5bc4u5b58u5668u6587u4ef6u5177u6709u5c0fu7684u8bbfu95eeu5ef6u65f6uff0cu800cu5d4cu5165u5f0fu5e94u7528u66f4u5173u6ce8u5de5u4f5cu529fu8017u548cu5f85u673au529fu8017uff0c u8d85 u6807u91cfu5904u7406u5668u5219u8981u6c42u5bc4u5b58u5668u5177u6709u591au4e2au8bfbu5199u7aefu53e3u3002

Hence a 250 - megahertz four-way superscalar microprocessor can execute a billion instructions per second .

u56e0u6b64u4e00u53f0250u5146u8d6bu3001u56db u7ebf u8d85 u6807u91cf u4f53u7cfb u7ed3u6784u7684u5faeu5904u7406u5668u80fdu5728u4e00u79d2u949fu5185u6267u884cu5341u4ebf u6761u547du4ee4u3002

A superscalar Laundromat for example would use a professional machine that could say and wash three loads at once .

u4f8bu5982uff0cu4e00u5bb6 u8d85 u6807u91cf u4f53u7cfbu7684u81eau52a9u6d17u8863u5e97uff0cu5c06u4f1au91c7u7528u5f88u5febu5c31u80fdu6d17u4e09u500du6d17u8863u91cfu7684u4e13u95e8u673au5668u3002

The principle of pipelined processor is introduced and the performance of superpipelined superscalar processor in querying is discussed . The different processors are compared .

u6d41u6c34u7ebfu4f5cu4e1au662fu5b9eu73b0u5e76u884cu5904u7406u7684u91cdu8981u65b9u6cd5u3002u5728u4ecbu7ecdu4e86u6d41u6c34u7ebfu5904u7406u673au7684u5de5u4f5cu539fu7406u540euff0cu9996u6b21 u91c7u7528u57fau4e8eu6392u961fu7406u8bbau7684u6570u5b66u6a21u578bu89e3u6790u4e86u8d85u7ea7u6d41u6c34u7ebf u8d85 u6807u91cf u5904u7406u673au7684u6027u80fduff0cu5e76u8fdbu884cu4e86u4e0du540cu7c7bu578bu5904u7406u673au7684u6027u80fdu6bd4u8f83u3002

Modern digit signal processor ( DSP ) achieve instruction level parallelism with superscalar or very long instruction word ( VLIW ) .

u73b0u4ee3u6570u5b57u4fe1u53f7u5904u7406u5668uff08DSPuff09u4e00u822cu91c7u53d6u8d85u957fu6307u4ee4u5b57u6216u662f u8d85 u6807u91cfu6765u5b9eu73b0u6307u4ee4u7ea7u5e76u884cu3002

A multi-ported register file is often required by the superscalar microprocessor to handle multiple simultaneous loads and stores which cause large increase in area and power consumption .

u5bf9u4e8eu6d41u6c34u7ebfu578bu7684u8d85u5927u89c4u6a21u5faeu5904u7406u5668uff0cu901au5e38u91c7u7528u591au7aefu53e3u7684u5bc4u5b58u5668u5806 u6682u5b58u4e2du95f4u6570u636euff0cu8fd9u4e9b u8bfb u5199u64cdu4f5cu52bfu5fc5u589eu52a0u5bc4u5b58u5668u5806u7684u82afu7247u9762u79efu548cu529fu8017u3002

The debate between the merits of superscalar and VLIW is not only restricted to the GPP universe .

u4e4bu95f4u7684u8fa9u8bbau7684u4f18u70b9 u8d85u6807u548cVLIWu6307u4ee4u4e0du4ec5u9650u4e8eu4f18u826fu836fu623fu5de5u4f5cu89c4u8303u5b87u5b99u3002

Modem superscalar microprocessors try to perform anywhere from three to six instructions in each stage .

u73b0u4ee3 u8d85 u6807u91cf u4f53u7cfb u7ed3u6784u7684u5faeu5904u7406u5668u52aau529bu5728u6d41u6c34u7ebf u64cdu4f5cu7684u6bcfu4e00u6b65u4e2du5b8cu6210u4e09u5230u516du6761u547du4ee4u3002

In this paper pipelined processor is expounded and analytic performance of Superscalar Processor and Superpipelined in queueing theory the analysis provides many method and theoretical basis for improve performance pipelined processor .

u6587u7ae0u4ecbu7ecdu4e86u6d41u6c34u7ebfu5904u7406u673au7684u5de5u4f5cu539fu7406uff0cu5e76u9996u6b21u5229u7528u6392u961fu7406u8bbauff0cu5bf9 u8d85 u6807u91cfu3001u8d85u7ea7u6d41u6c34u7ebfu6027u80fdu8fdbu884cu4e86u89e3u6790u8bc4u4ef7u548cu6bd4u8f83uff0cu8ba8u8bbau4e86u63d0u9ad8u6d41u6c34u7ebfu5904u7406u673au6027u80fdu7684u51e0u4e2au9014u5f84u548cu5982u4f55u9009u62e9u5408u7406u7684u6d41u6c34u7ebfu7ea7u6570u3002

Method and systems are disclosed for exploring instruction-level parallelism in superscalar processors by renaming stack entries .

u672cu53d1u660eu63edu9732u4e86u7ecfu7531u91cdu65b0u547du540du5806u53e0u8bb0u5f55u4e4bu65b9u6cd5u4e0eu7cfbu7edfu88c5u7f6euff0cu4ee5u53d1u6398 u8d85 u7eaf u91cf u5904u7406u673au6307u4ee4u95f4u5e73u884cu5ea6u3002

Avoid computer jargon when you write for laymen . The buzz-word superscalar is commonly used to describe this approach .

u5199u4e1cu897fu7ed9u4e00u822cu4ebau770bu65f6uff0cu5e94u907fu514du4f7fu7528u7535u8111u672fu8bedu3002u7535u8111u672fu8bed u8d85 u6807u91cf u4f53u7cfb u7ed3u6784u901au5e38u5c31u662fu7528u6765u63cfu8ff0u8fd9u79cdu65b9u6cd5u7684u3002

In order to solve these problems a mathematical programming model was designed making use of principles of Superscalar Pipelining .

u672cu6587u4ee5u89e3u51b3u8fd9u4e9bu95eeu9898u4e3a u80ccu666fuff0cu5229u7528 u8d85 u6807u91cf u6307u4ee4u6d41u6c34u539fu7406u8bbeu8ba1u4e86u4e00u4e2au6570u5b66u89c4u5212u6a21u578bu3002

Study of reorder buffer in superscalar processors

u8d85 u6807u91cfu5904u7406u5668u4e2du91cdu6392u5e8fu7f13u51b2u5668u7684u7814u7a76

Based on trace processors MPTP duplicates multiple superscalar processors as processing elements ( PE ) and executes instruction traces in PEs .

MPTPu5904u7406u5668u4ee5Traceu5904u7406u5668u4e3au57fau7840uff0cu91cdu590du8bbeu7f6eu591au4e2a u8d85 u6807u91cfu5904u7406u5355u5143uff0cu628au6307u4ee4 u6d41 u7684 u591a u6761Trace u53d1u9001u5230u5904u7406u5355u5143u540cu65f6u6267u884cu3002

Research and Application on Superscalar Processor

u8d85 u6807u91cf u6280u672fu53ca u7ed3u6784u7814u7a76u4e0eu5e94u7528

Research and Application on Superscalar Microprocessors

u8d85 u6807u91cfu5faeu5904u7406u5668u7814u7a76u4e0eu5e94u7528

This paper has discussed the relationship between the machine cycle and instruction execution time for superscalar RISC architecture issuing multiple instructions in one machine cycle . Several new design features of superscalar RISC architecture with single execution unit and multiple function units have been analysed .

u672cu6587u8ba8u8bbau8d85 u6807u91cfRISCu7ed3u6784u4e2du5355u5468u671fu53d1u591au6761u6307u4ee4u4e2du5468u671fu548cu6267u884cu6307u4ee4u65f6u95f4u7684 u76f8u5bf9u5173u7cfbuff0cu5e76u5206u6790u4e86u65b0u578bu8d85u6807u91cfRISCu7ed3u6784u7684u5b9eu73b0u65b9u6848uff0cu5176u4e2du5305u62ecu5177u6709u5355u4e2au6267u884cu90e8u4ef6u548cu591au4e2au6267u884cu90e8u4ef6u7684u7ed3u6784u3002

A Coating Information Management System Based on Superscalar Pipelining Model

u57fau4e8e u8d85 u6807u91cf u6307u4ee4u6d41u6c34u6a21u578bu7684 u8239u8236u6d82u88c5u4fe1u606fu7ba1u7406u7cfbu7edf

Firstly for the purpose of research and verification of multithread microprocessor a superscalar microprocessor model ARMP-V2 is built on the basis of ARMP microprocessor ;

u9996u5148uff0cu5728u8bbeu8ba1u7684u5d4cu5165u5f0fu5faeu5904u7406ARMPu7684u57fau7840u4e0au8fdbu884cu6539u8fdbuff0cu63d0u51fau4e86u4e00u4e2a u8d85 u6807u91cfu5904u7406u5668u6a21u578buff0cu7528u4e8eu591au7ebfu7a0bu5904u7406u5668u7cfbu7edfu7ed3u6784u7684u7814u7a76u4e0eu9a8cu8bc1u3002

Research on Key Techniques of Superscalar Embedded Processor Design

u8d85 u6807u91cfu5d4cu5165u5f0fu5904u7406u5668u5173u952eu6280u672fu8bbeu8ba1u7814u7a76

This thesis anslysises the architecture and the diversified techniques of superscalar computer .

u672cu6587u5bf9 u8d85u6807u91cfu7684u4f53u7cfbu7ed3u6784u7279u70b9u8fdbu884cu4e86u6df1u5165u5206u6298uff0cu63a2u8ba8u4e86 u8d85 u6807u91cf u5904u7406u5668u4e2du91c7u7528u7684u5404u9879u6280u672fu3002

Element Contents in Soil from the Region of Zunyi and Measures of Preventing and Controlling Carcinogenic Superscalar Elements

u9075u4e49u5730u533au571fu58e4u5143u7d20u542bu91cfu4e0e u8d85u6807u81f4u764cu5143u7d20u7684u9632u6cbbu63aau65bd